OSDev.org

The Place to Start for Operating System Developers
It is currently Thu Mar 28, 2024 9:14 am

All times are UTC - 6 hours




Post new topic Reply to topic  [ 3 posts ] 
Author Message
 Post subject: OS That Support Configurable Data Links Between CPU
PostPosted: Thu Aug 16, 2007 10:50 am 
Offline

Joined: Tue Aug 14, 2007 8:57 am
Posts: 8
Themis Slice is a blade motherboard with 3 CPU sockets. According to Themis 3 sockets is faster than 4 sockets, because there is a direct connection between all sockets.

IMO if the CPU vendor create chipset / multicores CPU with configurable / programmable data links between sockets / core, this will solve the latency problem, similar to the "dead" transputer CPUs.

The operating system / applications can change the data links configuration between sockets / cores during runtime.

Is there any present chipset / multicores CPU with configurable /programmable data links?

From Inquirer:
"Why would you want three sockets rather than four? Easy, latency. Any CPU in a 3S system is one hop away from any other CPU. In a 4S system, you can be two hops away. This adds latency, and more importantly, you take a big hit on cache coherency latency. This kills performance. Because of this, a 3S machine may end up faster than a 4S under some workloads. Given an equal CPU count, a cluster of 3S machines will be faster than 4S machines. You only pay for it in density and the odd looks your co-admins give you when you tell then you have 3S machines."


Top
 Profile  
 
 Post subject:
PostPosted: Thu Aug 16, 2007 2:44 pm 
Offline
Member
Member
User avatar

Joined: Tue Oct 17, 2006 11:33 pm
Posts: 3882
Location: Eindhoven
That is assuming you have 2-link cpu's. AMD64 cpu's have 3 links, so 4 would be optimal (iirc that is - you could use one link per cpu for something else, after which 3 would be better). What's this doing in OS design & theory?


Top
 Profile  
 
 Post subject:
PostPosted: Thu Aug 16, 2007 3:17 pm 
Offline
Member
Member
User avatar

Joined: Sat Jan 15, 2005 12:00 am
Posts: 8561
Location: At his keyboard!
Hi,

Candy wrote:
That is assuming you have 2-link cpu's. AMD64 cpu's have 3 links, so 4 would be optimal (iirc that is - you could use one link per cpu for something else, after which 3 would be better). What's this doing in OS design & theory?


At least one link in one CPU needs to be used for I/O... ;)

Code:
B-A-IO
|\|
C-D


Communication between CPU #A and CPU #C involves 2 hops. Latest rumours say the newest AMD CPUs will have 4 HT links, but you won't be able to use all of those links until AMD introduce a new socket (not enough pins on the corrent socket).


Cheers,

Brendan

_________________
For all things; perfection is, and will always remain, impossible to achieve in practice. However; by striving for perfection we create things that are as perfect as practically possible. Let the pursuit of perfection be our guide.


Top
 Profile  
 
Display posts from previous:  Sort by  
Post new topic Reply to topic  [ 3 posts ] 

All times are UTC - 6 hours


Who is online

Users browsing this forum: No registered users and 22 guests


You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot post attachments in this forum

Search for:
Jump to:  
Powered by phpBB © 2000, 2002, 2005, 2007 phpBB Group